>21% Efficient Silicon Heterojunction Solar Cells on n- and p-Type Wafers Compared
نویسندگان
چکیده
منابع مشابه
Silicon Heterojunction Solar Cells on N- and P-type Wafers
A systematic comparison of frontand rear-emitter silicon heterojunction solar cells produced on nand p-type wafers was performed, in order to investigate their potential and limitations for high efficiencies. Cells on p-type wafers suffer from reduced minority carrier lifetime in the low-carrier-injection range, mainly due to the asymmetry in interface defect capture cross sections. This leads ...
متن کاملHeterojunction silicon microwire solar cells.
We report radial heterojunction solar cells of amorphous silicon on crystalline silicon microwires with high surface passivation. While the shortened collection path is exploited to increase the photocurrent, proper choice of the wire radius and the highly passivated surface prevent drastic decrease in the voltage due to high surface-to-volume ratio. The heterojunction is formed by depositing a...
متن کاملMicro-spectroscopy on silicon wafers and solar cells
Micro-Raman (μRS) and micro-photoluminescence spectroscopy (μPLS) are demonstrated as valuable characterization techniques for fundamental research on silicon as well as for technological issues in the photovoltaic production. We measure the quantitative carrier recombination lifetime and the doping density with submicron resolution by μPLS and μRS. μPLS utilizes the carrier diffusion from a po...
متن کاملAmorphous silicon on p-type crystalline silicon heterojunction
2014 A junction was grown by d.c. sputtering of n-type silicon on a p-type crystalline substrate. Ohmic contacts were deposited by evaporation of aluminum. The junction obeyed Schottky model both under forward and reverse bias conditions, but with higher idealization factor « n » due to its high internal resistance. The 1/C2-V relation showed the presence of localized and interface states. The ...
متن کاملTexturing for Heterojunction Silicon Solar Cells
Heterojunction solar cells have potential for very high device voltages and currents, yet this relies on correct preparation of wafer surfaces prior to a-Si deposition. This paper investigates the preparation of wafer surfaces by NaOH texturing prior to amorphous silicon intrinsic layer deposition. It is found that with a CP etch or low temperature anneal after texturing, and with correct depos...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Journal of Photovoltaics
سال: 2013
ISSN: 2156-3381,2156-3403
DOI: 10.1109/jphotov.2012.2209407